4 Debug Module (DM)
The Debug Module implements a translation interface between abstract debug operations and their specific implementation. It might support the following operations:
Give the debugger necessary information about the implementation. (Required)
Allow any individual hart to be halted and resumed. (Required)
Provide status on which harts are halted. (Required)
Provide abstract read and write access to a halted hart’s GPRs. (Required)
Provide access to a reset signal that allows debugging from the very first instruction after reset. (Required)
Provide a mechanism to allow debugging harts immediately out of reset (regardless of the reset cause). (Optional)
Provide abstract access to non-GPR hart registers. (Optional)
Provide a Program Buffer to force the hart to execute arbitrary instructions. (Optional)
Allow multiple harts to be halted, resumed, and/or reset at the same time. (Optional)
Allow memory access from a hart’s point of view. (Optional)
Allow direct System Bus Access. (Optional)
Group harts. When any hart in the group halts, they all halt. (Optional)
Respond to external triggers by halting each hart in a configured group. (Optional)
Signal an external trigger when a hart in a group halts. (Optional)
In order to be compliant with this specification an implementation must:
Implement all the required features listed above.
Implement at least one of Program Buffer, System Bus Access, or Abstract Access Memory command mechanisms.
Do at least one of:
Implement the Program Buffer.
Implement abstract access to all registers that are visible to software running on the hart including all the registers that are present on the hart and listed in Table [tab:regno].
Implement abstract access to at least all GPRs, , and , and advertise the implementation as conforming to the “Minimal RISC-V Debug Specification ”, instead of the “RISC-V Debug Specification ”.
A single DM can debug up to 220 harts.
4.1 Debug Module Interface (DMI)
Debug Modules are slaves to a bus called the Debug Module Interface (DMI). The master of the bus is the Debug Transport Module(s). The Debug Module Interface can be a trivial bus with one master and one slave, or use a more full-featured bus like TileLink or the AMBA Advanced Peripheral Bus. The details are left to the system designer.
The DMI uses between 7 and 32 address bits. It supports read and write operations. The bottom of the address space is used for the first (and usually only) DM. Extra space can be used for custom debug devices, other cores, additional DMs, etc. If there are additional DMs on this DMI, the base address of the next DM in the DMI address space is given in .
The Debug Module is controlled via register accesses to its DMI address space.
4.2 Reset Control
There are two methods that allow a debugger to reset harts. resets all the harts in the system, as well as all other parts of the system except for the Debug Modules, Debug Transport Modules, and Debug Module Interface. Exactly what is affected by this reset is implementation dependent, but it must be possible to debug programs from the first instruction executed. resets all the currently selected harts. In this case an implementation may reset more harts than just the ones that are selected. The debugger can discover which other harts are reset (if any) by selecting them and checking and .
To perform either of these resets, the debugger first asserts the bit, and then
clears it. The actual reset may start as soon as the bit is asserted, but may
start an arbitrarily long time after the bit is deasserted. The reset itself
may also take an arbitrarily long time. While the reset is
on-going, harts are either in the running state, indicating it’s possible to
perform some abstract commands during this time, or in the unavailable state,
indicating it’s not possible to perform any abstract commands during this time.
Once a hart’s reset is complete,
havereset becomes set. When a hart comes out
of reset and or are set, the hart will
immediately enter Debug Mode (halted state).
Otherwise, if the hart was initially running it will execute normally (running state)
and if the hart was initially halted it should now be running but may be halted.
The Debug Module’s own state and registers should only be reset at power-up and while in is 0. If there is another mechanism to reset the DM, this mechanism must also reset all the harts accessible to the DM.
Due to clock and power domain crossing issues, it may not be possible to perform arbitrary DMI accesses across system reset. While or any external reset is asserted, the only supported DM operations are reading and writing . The behavior of other accesses is undefined.
When harts have been reset, they must set a sticky
havereset state bit.
havereset state bits can be read for selected harts in
and in .
These bits must be set regardless of the cause of the reset.
havereset bits for the selected harts
can be cleared by writing 1 to in .
havereset bits may or may not be cleared
when is low.
4.3 Selecting Harts
Up to 220 harts can be connected to a single DM. The debugger selects a hart, and then subsequent halt, resume, reset, and debugging commands are specific to that hart.
To enumerate all the harts, a debugger must first determine
by writing all ones to (assuming the maximum size) and reading back
the value to see which bits were actually set. Then it selects each hart
starting from 0 until either in is 1, or the
highest index (depending on
HARTSELLEN) is reached.
The debugger can discover the mapping between hart indices and by using the interface to read , or by reading the system’s configuration string.
4.3.1 Selecting a Single Hart
All debug modules must support selecting a single hart. The debugger can select a hart by writing its index to . Hart indexes start at 0 and are contiguous until the final index.
4.3.2 Selecting Multiple Harts
Debug Modules may implement a Hart Array Mask register to allow selecting multiple harts at once. The nth bit in the Hart Array Mask register applies to the hart with index n. If the bit is 1 then the hart is selected. Usually a DM will have a Hart Array Mask register exactly wide enough to select all the harts it supports, but it’s allowed to tie any of these bits to 0.
The debugger can set bits in the hart array mask register using and , then apply actions to all selected harts by setting . If this feature is supported, multiple harts can be halted, resumed, and reset simultaneously. The state of the hart array mask register is not affected by setting or clearing .
Only the actions initiated by can apply to multiple harts at once, Abstract Commands apply only to the hart selected by .
4.4 Hart DM States
Every hart that can be selected is in exactly one of the following four DM states: non-existent, unavailable, running, or halted. Which state the selected harts are in is reflected by , , , , , , , and .
Harts are nonexistent if they will never be part of this system, no matter how long a user waits. E.g. in a simple single-hart system only one hart exists, and all others are nonexistent. Debuggers may assume that a system has no harts with indexes higher than the first nonexistent one.
Harts are unavailable if they might exist/become available at a later time, or if there are other harts with higher indexes than this one. Harts may be unavailable for a variety of reasons including being reset, temporarily powered down, and not being plugged into the system. Systems with very large number of harts may permanently disable some during manufacturing, leaving holes in the otherwise continuous hart index space. In order to let the debugger discover all harts, they must show up as unavailable even if there is no chance of them ever becoming available.
Harts are running when they are executing normally, as if no debugger was attached. This includes being in a low power mode or waiting for an interrupt, as long as a halt request will result in the hart being halted.
Harts are halted when they are in Debug Mode, only performing tasks on behalf of the debugger.
Which states a hart that is reset goes through is implementation dependent. Harts may be unavailable while reset is asserted, and some time after reset is deasserted. They might transition to running for some time after reset is deasserted. Finally they end up either running or halted, depending on and .
4.5 Run Control
For every hart, the Debug Module tracks 4 conceptual bits of state: halt request, resume ack, halt-on-reset request, and hart reset. (The hart reset and halt-on-reset request bits are optional.) These 4 bits reset to 0, except for resume ack, which may reset to either 0 or 1. The DM receives halted, running, and havereset signals from each hart. The debugger can observe the state of resume ack in and , and the state of halted, running, and havereset signals in , , , , , and . The state of the other bits cannot be observed directly.
When a debugger writes 1 to , each selected hart’s halt request bit is set. When a running hart, or a hart just coming out of reset, sees its halt request bit high, it responds by halting, deasserting its running signal, and asserting its halted signal. Halted harts ignore their halt request bit.
When a debugger writes 1 to , each selected hart’s resume ack bit is cleared and each selected, halted hart is sent a resume request. Harts respond by resuming, clearing their halted signal, and asserting their running signal. At the end of this process the resume ack bit is set. These status signals of all selected harts are reflected in , , , and . Resume requests are ignored by running harts.
When halt or resume is requested, a hart must respond in less than one second, unless it is unavailable. (How this is implemented is not further specified. A few clock cycles will be a more typical latency).
The DM can implement optional halt-on-reset bits for each hart, which it indicates by setting to 1. This means the DM implements the and bits. Writing 1 to sets the halt-on-reset request bit for each selected hart. When a hart’s halt-on-reset request bit is set, the hart will immediately enter debug mode on the next deassertion of its reset. This is true regardless of the reset’s cause. The hart’s halt-on-reset request bit remains set until cleared by the debugger writing 1 to while the hart is selected, or by DM reset.
4.6 Halt Groups, Resume Groups, and External Triggers
An optional feature allows a debugger to create two kinds of groups: halt groups and resume groups. It is also possible to add external triggers to a halt and resume groups. External triggers are abstract concepts that can signal the DM and/or receive signals from the DM. This configuration is done through .
When any hart in a halt group halts, or an external trigger that’s a member of the halt group fires:
All the harts in that group will quickly halt, even if they are currently in the process of resuming.
Any external triggers in that group are notified.
Adding a hart to a halt group does not automatically halt that hart, even if other harts in the group are already halted.
When any hart in a resume group resumes, or an external trigger that’s a member of the resume group fires:
All the other harts in that group will quickly resume as soon as any currently executing abstract commands have completed, except for the harts that are in the process of halting.
Any external triggers in that group are notified.
Adding a hart to a resume group does not automatically resume that hart, even if other harts in the group are currently running.
In both halt and resume groups, group 0 is special. Harts in group 0 halt/resume as if groups aren’t implemented at all.
When the DM is reset, all harts must be placed in the lowest-numbered halt and resume groups that they can be in. (This will usually be group 0.)
Some designs may choose to hardcode hart groups to a group other than group 0, meaning it is never possible to halt or resume just a single hart. This is explicitly allowed. In that case it must be possible to discover the groups by using even if it’s not possible to change the configuration.
4.7 Abstract Commands
The DM supports a set of abstract commands, most of which are optional. Depending on the implementation, the debugger may be able to perform some abstract commands even when the selected hart is not halted. Debuggers can only determine which abstract commands are supported by a given hart in a given state (running, halted, or held in reset) by attempting them and then looking at in to see if they were successful. Commands may be supported with some options set, but not with other options set. If a command has unsupported options set or if bits that are defined as 0 aren’t 0, then the DM must set to 2 (not supported).
Debuggers execute abstract commands by writing them to . They can determine whether an abstract command is complete by reading in . If the debugger starts a new command while is set, becomes 1 (busy), the currently executing command still gets to run to completion, but any error generated by the currently executing command is lost. After completion, indicates whether the command was successful or not. Commands may fail because a hart is not halted, not running, unavailable, or because they encounter an error during execution.
If the command takes arguments, the debugger
must write them to the
data registers before writing to . If a
command returns results, the Debug Module must ensure they are placed
data registers before is cleared.
data registers are used for the arguments is
described in Table [tab:datareg]. In all cases the least-significant word
is placed in the lowest-numbered
data register. The argument width
depends on the command being executed, and is DXLEN where not explicitly
Argument Width & arg0/return value & arg1 & arg2
32 & &
64 & ,
128 & –
Before starting an abstract command, a debugger must ensure that , , and are all 0.
While an abstract command is executing (in is high), a debugger must not change , and must not write 1 to , , , , or .
If an abstract command does not complete in the expected time and appears to be hung, the debugger can try to reset the hart (using or ). If that doesn’t clear , then it can try resetting the Debug Module (using ).
If an abstract command is started while the selected hart is unavailable or if a hart becomes unavailable while executing an abstract command, then the Debug Module may terminate the abstract command, setting low, and to 4 (halt/resume). Alternatively, the command could just appear to be hung (never goes low).
4.7.1 Abstract Command Listing
This section describes each of the different abstract commands and how their fields should be interpreted when they are written to .
Each abstract command is a 32-bit value. The top 8 bits contain which determines the kind of command. Table [tab:cmdtype] lists all commands.
& Command & Page
0 & Access Register Command &
1 & Quick Access &
2 & Access Memory Command &
4.8 Program Buffer
To support executing arbitrary instructions on a halted hart, a Debug Module can include a Program Buffer that a debugger can write small programs to. Systems that support all necessary functionality using abstract commands only may choose to omit the Program Buffer.
A debugger can write a small program to the Program Buffer, and then
execute it exactly once with the Access Register Abstract Command,
setting the bit in .
The debugger can write whatever program it likes (including jumps out of the
Program Buffer), but the program must end with
c.ebreak. An implementation may support
ebreak that is executed when a hart runs off the end of the
Program Buffer. This is indicated by . With this feature, a Program
Buffer of just 2 32-bit words can offer efficient debugging.
If is 1, must be 1. It is possible that the Program
Buffer can hold only one 32- or 16-bit instruction, so the debugger must only
write a single instruction in this case, regardless of its size.
This instruction can be a 32-bit
instruction, or a compressed instruction in the lower 16 bits accompanied by a
nop in the upper 16 bits.
While these programs are executed, the hart does not leave Debug Mode (see
Section [debugmode]). If an exception is encountered during execution of
the Program Buffer, no more instructions are executed, the hart remains in Debug
Mode, and is set to 3 (
exception error). If the debugger
executes a program that doesn’t terminate with an
ebreak instruction, the
hart will remain in Debug Mode and the debugger will lose control of the hart.
Executing the Program Buffer may clobber . If that is the case, it must be possible to read/write using an abstract command with not set. The debugger must attempt to save between halting and executing a Program Buffer, and then restore before leaving Debug Mode.
The Program Buffer may be implemented as RAM which is accessible to the hart. A debugger can determine if this is the case by executing small programs that attempt to write and read back relative to while executing from the Program Buffer. If so, the debugger has more flexibility in what it can do with the program buffer.
4.9 Overview of Hart Debug States
Figure [fig:abstract_sm] shows a conceptual view of the states passed through by a hart during run/halt debugging as influenced by the different fields of , , , and .
4.10 System Bus Access
A debugger can access memory from a hart’s point of view using a Program Buffer or the Abstract Access Memory command. (Both these features are optional.) A Debug Module may also include a System Bus Access block to provide memory access without involving a hart, regardless of whether Program Buffer is implemented. The System Bus Access block uses physical addresses.
The System Bus Access block may support 8-, 16-, 32-, 64-, and 128-bit
accesses. Table [tab:sbdatabits] shows which bits in
sbdata are used
for each access size.
Access Size & Data Bits
8 & bits 7:0
16 & bits 15:0
64 & ,
128 & , , ,
Depending on the microarchitecture, data accessed through System Bus Access may not always be coherent with that observed by each hart. It is up to the debugger to enforce coherency if the implementation does not. This specification does not define a standard way to do this. Possibilities may include writing to special memory-mapped locations, or executing special instructions via the Program Buffer.
4.11 Minimally Intrusive Debugging
Depending on the task it is performing, some harts can only be halted very briefly. There are several mechanisms that allow accessing resources in such a running system with a minimal impact on the running hart.
First, an implementation may allow some abstract commands to execute without halting the hart.
Second, the Quick Access abstract command can be used to halt a hart, quickly
execute the contents of the Program Buffer, and let the hart run again.
Combined with instructions that allow Program Buffer code to access the
data registers, as described in [hartinfo], this can be used to quickly
perform a memory or register access. For some systems this will be too
intrusive, but many systems that can’t be halted can bear an occasional hiccup
of a hundred or less cycles.
Third, if the System Bus Access block is implemented, it can be used while a hart is running to access system memory.
To protect intellectual property it may be desirable to lock access to the Debug Module. To allow access during a manufacturing process and not afterwards, a reasonable solution could be to add a fuse bit to the Debug Module that can be used to be permanently disable it. Since this is technology specific, it is not further addressed in this spec.
Another option is to allow the DM to be unlocked only by users who have an access key. Between , , and arbitrarily complex authentication mechanism can be supported. When is clear, the DM must not interact with the rest of the platform, nor expose details about the harts connected to the DM. All DM registers should read 0, while writes should be ignored, with the following mandatory exceptions:
in is readable.
in is readable.
in is readable.
in is readable and writable.
is readable and writable.
4.13 Version Detection
To detect the version of the Debug Module with a minimum of side effects, use the following procedure:
Write , preserving , , , and from the value that was read, setting , and clearing all the other bits.
Read until is high.
Read , which contains .
This has the following unavoidable side effects:
is cleared, potentially preventing a halt request made by a previous debugger from taking effect.
is cleared, potentially preventing a resume request made by a previous debugger from taking effect.
is deasserted, releasing the system from reset if a previous debugger had set it.
is asserted, releasing the DM from reset. This in itself is not observable by any harts.
This procedure is guaranteed to work in future versions of this spec. The meaning of the bits where , , , and currently reside might change, but preserving them will have no side effects. Clearing the bits of not explicitly mentioned here will have no side effects beyond the ones mentioned above.
4.14 Debug Module Registers
The registers described in this section are accessed over the DMI bus. Each DM has a base address (which is 0 for the first DM). The register addresses below are offsets from this base address.
When read, unimplemented Debug Module DMI Registers return 0. Writing them has no effect.
For each register it is possible to determine that it is implemented by reading it and getting a non-zero value (e.g. ), or by checking bits in another register (e.g. ).