Five EmbedDev logo Five EmbedDev

An Embedded RISC-V Blog

RISC-V Interrupts/Exceptions Quick Reference

August 26, 2019 (interrupts,quickref)

I’ve made an attempt to understand and summarize RISC-V interrupts and exceptions. It mostly covers the machine mode interrupt model, entry and exit procedure. It also looks at supervisor mode, user mode and exceptions.